MT46V32M16P-5B IT:J

Micron
340-122535-TRAY
MT46V32M16P-5B IT:J

Mfr.:

Description:
DRAM DDR 512Mbit 16 66/66TSOP 1 IT

Lifecycle:
Verify Status with Factory:
Lifecycle information is unclear. Obtain a quote to verify the availability of this part number from the manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 162

Stock:
162 Can Dispatch Immediately
Factory Lead Time:
53 Weeks Estimated factory production time for quantities greater than shown.
Quantities greater than 162 will be subject to minimum order requirements.
Long lead time reported on this product.
Minimum: 1   Multiples: 1   Maximum: 6480
Unit Price:
€-.--
Ext. Price:
€-.--
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
€9.36 €9.36
€9.03 €90.30
€8.75 €218.75
€8.72 €436.00
€8.71 €4,355.00

Product Attribute Attribute Value Select Attribute
Micron Technology
Product Category: DRAM
RoHS:  
SDRAM - DDR
512 Mbit
16 bit
200 MHz
TSOP-66
32 M x 16
700 ps
2.5 V
2.7 V
- 40 C
+ 85 C
MT46V
Tray
Brand: Micron
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: TW
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 1080
Subcategory: Memory & Data Storage
Supply Current - Max: 85 mA
Unit Weight: 10.717 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

                        
The factory is currently not accepting orders for this product.

This functionality requires JavaScript to be enabled.

CNHTS:
8542329010
CAHTS:
8542320020
USHTS:
8542320028
MXHTS:
8542320299
ECCN:
EAR99

DDR SDRAM

Micron DDR SDRAM is revolutionary and pioneering technology that allows applications to transfer data on the rising and falling edges of a clock signal. This doubles bandwidth and improves performance over SDR SDRAM. To achieve this functionality, Micron uses a 2n-prefetch architecture where the internal data bus is double the size of the external data bus, so data capture can happen two times each clock cycle.